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Single-layer optical crossbar interconnections based on Wavelength Division Multiplexing (WDM) stand 
among other nanophotonic interconnects by their low latency and low power. However, such architectures 
suffer from a poor scalability due to losses induced by long propagation distances on waveguides and 
waveguide crossings. Multi-layer deposited silicon technology allows the stacking of optical layers which 
are connected by means of Optical Vertical Coupler. This allows significant reduction in the optical losses, 
which contributes to improve the interconnect scalability, but also leads to new challenges related to 
network designs and layouts. In this paper, we investigate the design of optical crossbars using multi-layer 
silicon deposited technology. We propose implementations for Ring, Matrix, -router and Snake based 
topologies. Layouts avoiding waveguide crossings are compared to those minimizing the waveguide length 
according to worst-case and average losses. The laser output power is estimated from the losses, which 
allows evaluating the energy efficiency improvement induced by multi-layer technology over traditional 
planar implementations (33% on average). Finally, networks comparison has been carried out and the 
results show that the ring topology leads to a 43% reduction in the laser output power. 
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1. INTRODUCTION 
Inter-core communication is currently a major bottleneck to achieve high performance Multi-
Processors System-on-Chip (MPSoCs). 3D die stacking technology appeared as a promising 
                                                                
1 A preliminary version of this article was presented at the 20th Asia and South Pacific Design Automation Conference 
(ASP-DAC) 2015.  
Author’s addresses: H. LI, Lyon Institute of Nanotechnology, Ecole Centrale de Lyon, France; S. LE BEUX (corresponding 
author), Lyon Institute of Nanotechnology, Ecole Centrale de Lyon, France, email: sebastien.le-beux@ec-lyon.fr; M. 
JOHANNA SEPULVEDA, Laboratory CAIRN/IRISA INRIA Rennes, France; I. O’CONNOR, Lyon Institute of 
Nanotechnology, Ecole Centrale de Lyon, France. 
Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee 
provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and 
the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. 
To copy otherwise, distribute, republish, or post, requires prior specific permission and/or a fee. Request permissions 
from permissions@acm.org. 
© 2017 Copyright held by the owner/author(s). Publication rights licensed to ACM. 123-4567-24-567/08/ART6.$15.00 
DOI: xxxxxxxxxxxxxxxx 
XX:2   H. LI et al. 
ACM Journal on Emerging Technologies in Computing Systems, Vol. XX, No. XX, Article XX. Publication date:YYYY. 
solution to overcome this bottleneck by reducing the distance between the cores. In such 
architecture, intra-layer communication is usually carried out by planar Electrical Networks-on-
Chip (ENoCs) while inter-layer communications rely on Through-Silicon-Vias (TSVs). The 
integration of heterogeneous technologies now allows new interconnect options to be explored, 
such as silicon photonics [1], which has the potential to improve communication latency and 
bandwidth [2][3][4]. Silicon photonic interconnect is traditionally implemented on an optical 
layer integrating laser sources, Microring Resonators (MRs), photodetectors and waveguides.  
Among the proposed optical interconnects, wavelength-routing based solutions stand by 
their low latency and low power, since they use passive MRs and do not require any arbitration 
[4][5]. In such networks, the communication between a source IP core and a destination IP core 
is carried out through one wavelength or a set of wavelengths by using Wavelength Division 
Multiplexing (WDM). Despite these advantages, existing optical crossbars show different 
tradeoffs between design complexity and energy efficiency. Moreover, their structures are 
highly penalized by a lack of scalability due to propagation losses, waveguide crossing losses, 
switching losses and drop losses. Waveguide crossing is a major source of losses and it can reach 
0.2dB per crossing [6].  
Emerging design technology based on multi-layer deposited silicon enables the efficient 
stacking of optical layers [7][8]. They rely on Optical Vertical Couplers (OVCs) implemented by 
using inverse tapers [9], multimode interference (MMI) [10], Microring Resonator (MR) [11][12] 
or grating-assisted vertical coupler [13][14]. Multi-layer deposited silicon contributes to reduce 
the number of waveguide crossings, but leads to new losses related to inter-layer coupling. 
Design trade-off thus needs to be explored, in order to improve the optical interconnect energy 
efficiency.  
In this paper, we investigate the design of optical crossbars using multi-layer silicon 
deposited technology. We propose implementations for ring [5], Matrix [15], -router [4] and 
Snake [16] based topologies. Layouts avoiding waveguide crossings are compared to those 
minimizing the waveguide length according to the worst-case and average losses. The laser 
output power is estimated from the losses, which allows evaluating the energy efficiency 
improvement induced by multi-layer technology over traditional planar implementations. 
The paper is structured as follows. Section 2 presents the related work. Section 3 presents the 
considered 3D architecture model. Section 4 and Section 5 present the proposed multi-layer 
implementations of Ring, Matrix, -router and Snake crossbars. Section 6 gives the evaluation 
and exploration results. Finally, Section 7 concludes the paper. 
2. RELATED WORK 
The design of nanophotonic interconnects has been thoroughly investigated in the literature. 
Among the numerous proposed solutions, Flexishare [24] is one of the most flexible 
interconnects since it relies on a reservation assisted MWMR (Multiple Writer Multiple Readers) 
communication scheme. However, opening a communication channel in such a network 
requires arbitration on both writers and receivers sides. This leads to latency and create 
contention on the interfaces. Central controllers have been proposed to accelerate the 
communication channel management [25] but such approaches are not scalable to large-scale 
systems. Wavelength routed ONoCs (WRONoCs) crossbars do not suffer from such latency and 
contention since no arbitration is needed: point-to-point communication channels between all 
the interfaces are permanently opened. Matrix [15], -router [4], Snake [16] and ORNoC [5] are 
WRONoCs that rely on passive MRs. Each network exhibits different characteristics such as 
number of optical resources, insertion loss and scalability. Although the design of optical 
crossbar interconnection has become popular, only the works [16] and [20] compare them under 
a given connectivity scenario. In [16], the authors compare -router, Snake and ORNoC, which 
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perform the data exchange among the processing and storage components of a many-core 
system. As a result, they show that ORNoC achieves higher energy efficiency. In our prior work 
[20], we compare the above-mentioned optical crossbars for different system sizes according to 
the worst-case loss metric. All these previous works only address single-layer based WRONoC 
implementations. In our previous work [26], a vey first study has been carried out to compare 
WRONoCs implemented using this technology. This paper further investigates their 
implementations by exploring technology-related design parameters. We also propose an 
algorithm optimizing the design of ring topology based WRONoC. 
3D-IC allows the stacking of heterogeneous layers that are connected using Through Silicon 
Vias (TSVs) [17]. In [18], an optical layer implementing lasers is stacked on top of an optical 
layer on which a network is implemented. Recently, multi-layer deposited silicon has been 
introduced as a key technology allowing the stacking of passive optical devices [10]. This helps 
reducing waveguide crossing losses (typical value ranges from 0.05dB [27] to 0.2dB [6]), which 
makes this technology highly suitable to optimize network suffering from a higher number of 
crossings [19]. In this context, a four-layer static optical crossbar has been proposed in [21] and 
a reconfigurable version of this network has been proposed in [22][23]. These approaches are 
complementary to our work since the networks could be further improved by using multi-layer 
deposited silicon. 
3. ARCHITECTURE MODEL 
In this section, we first present the architecture of a multi-layer optical interconnection. The 
second subsection describes the multi-layer technology. The third subsection describes the 
optical worst-case and average losses models used to evaluate the minimum laser output power. 
3.1 Multi-layer architecture overview 
The considered 3D architecture is composed of an electrical layer and two optical layers. Figure 
1 illustrates an architecture example for a 4x4 cores and by assuming a ring topology for the 
optical interconnect. The electrical layer is composed of IP cores which process and store data. 
The IP cores are arranged into an N×N mesh, with N an even number. The data among the cores 
are exchanged through a WRONoC implemented using the optical layers. Electrical layer is 
connected to the optical layer by means of TSV [28], a set of conductive nails that extend out the 
back-side of a thinned-down die. The optical layers are composed of on-chip lasers such as 
Vertical-Cavity Surface Emitting Lasers (VCSELs) [29], Microring Resonators (MRs), 
photodetectors and waveguides. We assume the use of on-chip lasers since they don’t lead to the 
use of power waveguides as with off-chip lasers [30], which contribute to reduce the number of 
waveguide crossings, and thus the total losses in the communication paths.  
In WRONoC, the communications depend on the signals wavelength: each wavelength is 
assigned to a source/destination cores pair at design time. This leads to low latency 
communication since no arbitration is needed. The optical devices are gathered into the 
transmitter and the receiver parts of optical network interfaces (ONIs). The transmitter allows 
optical signals to be emitted with direct modulation at different wavelengths and coupled into 
waveguides. In the receiver part, the optical signals are ejected from the waveguides and are 
redirected to photodetector for O/E conversion. The routing of the signals is achieved according 
to the signal wavelength λs and the resonating wavelengths of crossed MRs. In this work, we 
consider a fully connected optical crossbar. It interconnects cores by means of (N²-1)×N² laser 
sources, (N²-1)×N² photodetectors, and (N²-1)×N² passive MRs. N² is the total number of IP cores 
by considering N×N mesh. 
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 Figure 1: The optical crossbar (ring topology in the example) is implemented in the optical layers and it interconnects IP 
cores in the electrical layer. 
The minimum laser output power depends on the total loss experienced by the optical 
signals from the source ONI to the destination ONI. The higher the losses, the higher the 
required laser output power, i.e., the lower the energy efficiency. It is worth noticing that the 
received optical power should be high enough to reach the SNR requirements for a given target 
BER, which is out of the scope of the paper but has been investigated in [31]. Reducing the 
losses is thus mandatory to improve the overall system energy efficiency. Among the sources of 
losses, the most significant ones are those related to the signal propagation in the waveguides, 
the waveguide crossing and the MR drop. In this paper, we investigate losses reduction 
achievable using multi-layer silicon deposited technology. 
3.2 Multi-layer deposited silicon technology 
Multi-layer deposited silicon allows optical interconnects to be improved by stacking optical 
layers [27][32]. Indeed, waveguide crossings can be avoided, as illustrated in Figure 2-a. In the 
figure, red and blue colors represent waveguides implemented in the first and second layer, 
respectively. Figure 3-a illustrates the top-view of a waveguide crossing implemented with a 
single-layer (which leads to 0.05-0.2dB loss) and with two layers (nearly 0dB losses when 
waveguides are placed orthogonally with an appropriate vertical gap [33]). 
 
 Figure 2: a) 3D view of waveguide crossing in different layers, and Optical Vertical Coupler (OVC) based on: b) inverse 
tapers and c) MMI. 
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Optical signals propagate from one layer to another by using OVCs which can be designed 
based on inverse tapers (Figure 2-b) or MMI (Figure 2-c). The coupling efficiency, given by the 
power ratio between OPout and OPin, depends on the physical dimensions of the waveguide (i.e., 
height H and width W), the properties of the taper (e.g., type of material) and their location on 
the circuit (i.e., vertical gap g, tips longitudinal overlapping L and taper angle θ) [9]. Figure 3-b 
illustrates the top-view of a waveguide designed with single-layer and multi-layer technologies. 
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Figure 3: Implementations with one layer and two layers of: a) waveguide crossing, b) waveguide, c) MR, and d) PSE. The 
insertion loss values given in the figure are extracted from [27]. 
The propagation losses can also be reduced by considering, for instance, silicon nitride (Si3N4) 
(layer 2) deposited on top of a standard silicon on insulator (SOI) (layer 1) [34][35]. For layer 1, 
we assume a crystalline silicon (c-Si) waveguide, with a cross-section dimension of 
500nm×220nm (W × H) and a refractive index (nSi) of 3.45. A reported propagation loss is 
2.85dB/cm [34] and it has been reduced to 0.5dB/cm [27]. For layer 2, we assume a CMOS-
compatible silicon nitride (Si3N4) waveguide, with a cross-section dimension of 1000nm×400nm 
(W × H) and a refractive index (nSi3N4) of 2. Reported propagation loss is 1.3dB/cm [34] around 
1550nm and optimized implementations allow reducing the loss to 0.1dB/cm [27]. By using 
silicon dioxide (SiO2) as the cladding (nSiO2=1.5), high confinement of the optical signal and sharp 
bending radius are achieved. In other words, once an optical signal reaches layer 2, it will 
experience lower propagation losses compared to signal propagating on layer 1. However, 
reaching layer 2 is possible only by crossing OVCs, which leads to additional losses LOVC (e.g., 
0.2dB and 0.1dB reported in [34] and [27], respectively). 3D implementation of photonic devices 
is also possible. The structure of the networks being independent from the implementation 
technology, the number of devices (lasers, photodetectors and MRs) is the same for single-layer 
and two-layer implementations. The only potential footprint overhead comes from the OVCs, 
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which is designed by overlapping waveguides located on both layers. Figure 2-b and -c represent 
the overlap of a distance L. However, L can be as small as 20um [9], which we neglect 
considering that the whole die size (typically 2cm×2cm) is dedicated to the implementation of 
the crossbar. The main overhead is related to the additional fabrication complexity and higher 
design costs induced by stacking multiple silicon layers, which is not evaluated in the paper. 
The switching operation in MRs (Figure 3-c) depends on the signal wavelength (λs) and MR 
resonant wavelength (λx). When λs is equal to λx, the signal coming from the horizontal 
waveguide will couple into the MR, thus being redirected to the vertical waveguide. When λs is 
different from λx, the signal continues propagating in the horizontal waveguide. A Photonic 
Switching Elements (PSEs) [3][4] is composed of 2 crossing waveguides and 2 MRs with a same 
resonant wavelength λx (Figure 3-d). Depending on their wavelength λs, an optical signal is 
routed as follow: for λs= λx, a resonance occurs in the MRs and the signal is redirected on the 
other waveguide; otherwise, no resonance occurs and the signal continues propagating on the 
same waveguide. PSEs are the basic blocks of multistage networks (e.g. Snake and λ-router), 
which require 2 inputs and 2 inputs in switching structures. The routing of the signals in the 
network depends on i) the resonant wavelengths of the PSEs and ii) the way how PSEs are 
connected to each other. MRs [27] and PSEs can be also efficiently implemented by means of the 
multi-layer technology since waveguide crossing is avoided, as illustrated in Figure 3-c and 
Figure 3-d.   
3.3 Models for worst-case and average losses 
The worst-case and average losses are key metrics to measure the energy efficiency in optical 
interconnects since they allow estimating the minimum required laser output power. Figure 3 
presents the losses parameters we assume and the total loss along an optical path Ltotal (after the 
coupling of the optical signal emitted by the laser into the waveguide) is given in equation (1), 
which is an extension of the model proposed in [20]. Ltotal depends on: i) the total propagation 
loss in the waveguide Lpropagation,  given by equation (1-a) and represented in Figure 3-b; ii) the 
total loss due to the effective number of waveguide crossings Lcrossing given by equation (1-b) and 
represented in Figure 3-a; iii) the total drop loss Ldrop given by equation (1-c) and represented in 
Figure 3-c and -d; iv) the coupler loss LOVC given by equation (1-d) and represented in Figure 3-b; 
v) the total through loss Lthrough given by equation (1-e) when a signal passes by a non-resonant 
MR; and vi) the waveguide bending loss Lbending. In this work, we assume Lbending (e.g., Pbending = 
0.005dB/90o [27]) and Lthrough is neglected. We also assume negligible crosstalk between 
waveguides, which can be obtained by considering a 5µm distance between parallel waveguides. 
Indeed, for 5mm parallel waveguides assuming 500nm×220nm (W × H), the power coupling 
between the waveguides will be lower than -40dB, when the gap side by side is 3 µm or more 
[36]. The loss induced by the fabrication process variation is not considered in this work. The 
parameters used in the formulation are detailed in Table 1 and Table 2. 
dB
OVC
dB
bending
dB
through
dB
drop
dB
gcros
dB
npropagatio
dB
total LLLLLLL  sin              (1) 
Lpropagation=Ppropagation,1×ls-d,1 + Ppropagation,2×ls-d,2    (1-a) 
Lcrossing=Pcrossing×Ncrossing                                     (1-b) 
Ldrop=Pdrop,1×Ndrop,1 + Pdrop,2×Ndrop,2                      (1-c) 
LOVC = POVC×NOVC                                                (1-d) 
Lthrough=Pthrough×Nthrough                                      (1-e) 
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Table 1 Insertion Loss Parameters 
Parameter Description 
Ppropagation,1 (dB/cm) Intrinsic propagation loss of waveguide in layer 1 
Ppropagation,2 (dB/cm) Intrinsic propagation loss of waveguide in layer 2 
Pcrossing (dB) Waveguide crossing loss  
Pdrop,1 (dB) Drop loss in the same layer 
Pdrop,2 (dB) Drop loss in MR and PSE in different layers  
POVC (dB) Vertical coupling loss (in OVC) 
Pthrough (dB) Through loss when a signal crosses a non-resonant MR 
 
Table 2 Network Implementation Characteristics 
Parameter Description 
ls-d,1 Waveguide length between a source and a destination in layer 1 
ls-d,2 Waveguide length between a source and a destination in layer 2 
Ncrossing Number of waveguide crossings 
Ndrop,1 Number of intra-layer drop operations  
Ndrop,2 Number of inter-layer drop operations  
NOVC Number of vertical couplers along a path 
Nthrough Number of MRs crossed by signals 
 
From the total loss along a communication path between any pair of source/destination IP 
cores (shown in equation (1)), the worst-case loss (Lwc) and the average loss (Lavg) are estimated 
by using equation (2) and (3). In these equations, L is the set of total losses (i.e., Ltotal) for all the 
communication paths in the network. This model is generic and can be used for both single-
layer and multi-layer implementations. 
Lwc=Maximum(L) (2) 
Lavg=Average(L)   (3) 
From the worst-case loss (Lwc) and the receiver sensitivity (OPsensitivity), the minimum laser 
output power (OPmin_laser) required for a given BER can be obtained as following: 
OPdBm min_laser = L
dB 
WC + OP
dBm 
sensitivity 
In the results section, WRONoCs will be compared based on their required minimum laser 
output power. 
4. MULTI-LAYER OPTICAL RING CROSSBAR 
In this section, we present ORNoCML, a ring-based optical crossbar implemented with multi-layer 
deposited silicon technology. We first present the topology and connectivity of the optical 
crossbar. Then, the design method for ORNoCML is presented. 
4.1 Multi-Layer Implementation of Ring Based WRONoC 
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ORNoC is a ring based optical crossbar [5][37] illustrated in the left-hand side of Figure 4. The 
main feature of ORNoC is the absence of waveguide crossings, which is possible due to the 
serpentine layout and the use of on-chip lasers. In the figure, solid and dot lines represent the 
clockwise (C) and counter-clockwise (CC) directions for signal propagations, respectively. In 
ORNoC, the waveguides are segmented and ONIs define the limits of the segments (in our 
architecture, we assume that each ONI is linked to a given IP). ONIs are designed to i) inject 
optical signals into a segment, ii) eject received optical signals from segment and iii) let optical 
signal propagating through the waveguide (i.e. propagating from a segment to another). Signal 
injection and ejection are achieved using MRs, as detailed in [5][37]. Hence, the number of 
segments crossed by an optical signal depends on its wavelength λs and the resonant 
wavelengths of the MRs located on the waveguide. Once the signal is ejected from the 
waveguide, the corresponding wavelength is free and can be used for another communication. 
For instance, assuming λ0 is used for IP1IP2 communication, it can also be used for IP2IP3. 
Obviously, a same wavelength cannot be used on a same segment for two different 
communications. Hence, IP1IP3 communication will require another wavelength, for instance 
λ1. Furthermore, multiple waveguides can be used to transmit optical signal in C and CC 
directions. 
 
 ORNoC ORNoCML 
a) 
  
b) 
 
 
Figure 4: Optical crossbars ORNoC and ORNoCML: a) topology to interconnect 9 IP cores and b) layout for 4×4 IP cores. 
ORNoCML is the multi-layer implementation of ORNoC and is illustrated in the right-hand 
side of Figure 4. It implements a second set of rings located on the second layer, with the aim to 
improve the connectivity between the IP cores thanks to reduced losses. Red and blue colors are 
used to represent waveguides located in the first and second layer, respectively. The ring layouts 
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in the second layer are rotated by 90° compared to the first layer layout. Since the additional 
waveguides are located in a different layer, the propagation of signal does not suffer from any 
additional waveguide crossing loss. 
The following illustrates the advantages of ORNoCML over ORNoC, assuming the same 
propagation loss value for both layers for the sake of clarity. The left-hand side of Figure 4-b 
shows the single-layer ORNoC layout for 4×4 cores. In order to perform the communication 
with the lowest Lpropagation between the IP1IP9 and IP4IP2, the C and CC directions are 
employed, respectively. Note that the response communications (i.e., IP9IP1 and IP2IP4) will 
be performed in opposite directions, i.e., by using CC and C. IP1IP9 is one of the 
communication paths that experience the most losses. Single-layer ORNoC implementation 
requires the crossing of 7 intermediate interfaces. By considering a mesh distribution of the 
interfaces and a distance d between neighboring IP cores, the total propagation distance is thus 
8d. In order to reduce this distance, dedicated waveguide for IP1IP9 can be integrated in the 
same layer (e.g., IP1IP2IP3IP6IP9). However, this will: i) introduce waveguide crossings; 
and ii) affect the regularity, thus leading into a less scalable network. With ORNoCML (right-hand 
side of Figure 4-b), IP1IP9 and IP9IP1 are implemented on the second layer by using C and CC 
directions since the propagation distance is shorter than that in the first layer. Communications 
between IP2IP4 and IP4IP2 are still implemented in the first layer. Hence, ORNoCML avoids 
the introduction of additional waveguide crossings and reduces the propagation distance, while 
keeping the layout regular. 
Figure 5 represents the worst case and the average number of crossed interfaces (which lead 
to the worst case and the average losses respectively) for ORNoC and ORNoCML. As illustrated in 
Figure 5-a, the second layer doesn’t allow improving the worst-case distance, which is due to the 
serpentine layout of both networks. However, significant reduction in the average number of 
crossed interfaces is achieved, which allows global improvement of the network energy 
efficiency. Furthermore, since the reduction in the average distance increases with the network 
size, the second layer contributes to the ONoC scalability.  
 
a) 
 
 b) 
 
Figure 5: Number of crossed intermediate interfaces for ORNoC and ORNoCML under 2×2, 4×4, 6×6 and 8×8 network 
sizes: a) worst-case and b) average case. 
Regarding the second layer, many design options are actually possible and, as a first 
constraint, a similar layout is kept on the two layers in order to allow partial reuse of the 
backend optimization results (e.g. distance between waveguides and bending curves), which 
contributes to reduce the fabrication cost. We thus selected the serpentine layout for the second 
layer. Several design options are compared, including 90° and 270° rotations of the ring. 90° 
rotation demonstrated the lowest losses, thus we focus on this design option in the paper. 
Furthermore, these configurations are those leading to perpendicular crossing [32] of the 
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waveguides located on different layers: the overlapping distance is the smallest possible, which 
minimize the vertical coupling of the waveguide and hence leads to the lowest losses. 
Considering other angles (e.g. 45°) helps reducing the maximal distance between IPs located on a 
same diagonal, but this comes at the cost of a higher overlap between crossing waveguides 
located on different layers. In other words, the crossing structure will lead to optical power 
leakage from a waveguide to another. There is thus a trade-off between the propagation loss and 
the losses for non-90° crossing structure, which is out of the scope of the paper. 
 
Figure 6: An Optical Network Interface. 
Figure 6 illustrates a layout example for an ONI in ORNoCML. The MRs and photodetectors 
are responsible for receiving optical signals and on-chip laser sources are used for emitting 
optical signals. The waveguides in red and blue allow the propagation of optical signals in the 
first and second layer, respectively. In this example, a single waveguide is considered. However, 
multiple waveguides can be regularly implemented without any waveguide crossing by applying 
the layout guidelines from [5]. Communications occurring on layer 1 will be achieved as in the 
single layer implementation of ORNoC. The signal propagating on the second layer will cross 
two OVCs: the first vertical coupling will occur right after their emission by the laser (i.e., layer 
1  layer 2) and the second coupling will occur just before their reception by the photodetector 
(i.e., layer 2  layer 1). 
All the on-chip laser sources and photodetectors are located in layer 1, which are turned on 
only when communications occur. In our work, we consider the PCM-VCSELs (illustrated in 
Figure 7-a) as on-chip laser sources. They rely on a double set of Si/SiO2 photonic crystal mirrors 
(PCMs). PCM-VCSELs are considered due to their micrometer-scale layer thickness (thinner 
than VCSELs using DBR), their broadband reflectivity, full control over the cavity modal and 
polarization emission features [38]. Moreover, PCM-VCSELs are CMOS compatible. The 
fabrication employs standard CMOS pilot line processing tools and high-yield full-wafer 
bonding of group III-V alloys on silicon [38]. Coupling the vertical light from VCSEL into a 
horizontal waveguide can be achieved by using a taper located on the layer of the top PCM and 
the waveguide (as shown in Figure 7-b). We assume an 80% coupling efficiency, which is slightly 
pessimistic compared to the 85% simulated in [39]. 
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Figure 7: PCM-VCSEL: a) 3D view extracted from [38] and b) cross-section view including the taper. 
4.2 Design method 
ORNoCML is designed following a two-step methodology. First, each communication is assigned 
to a ring (i.e., layer/direction couple) minimizing the total loss. Then, for each ring, wavelengths 
are assigned to the communication following an iterative algorithm. The following details the 
method. 
4.2.1 First step: ring assignment 
In the crossbars we assume, the entire possible source to destination communications schemes 
are carried out. In the first step, we allocate, for each communication, the optical path with the 
lowest propagation losses in the rings (i.e., layer 1/2 and direction C/CC). For this purpose, four 
distance matrixes are computed, each for one possible ring implementation (i.e., layer 1 
clockwise, layer 1 counter-clockwise, layer 2 clockwise and layer 2 counter-clockwise). Each 
communication is assigned to the layer-direction couple showing the lowest loss. 
Figure 8 illustrates an excerpt of the ring assignment for the 4×4 architecture illustrated in 
Figure 4, assuming the same propagation loss value for layer 1 and layer 2. Source and 
destination IP cores are represented in column and row, respectively. In this example, all the 
communications between IP1, IP2, IP3 and IP4 use the rings located on the first layer. Some 
communications will use C ring (e.g. IP1IP2) and the others CC (e.g., IP2IP1). As another 
example, IP1IP9 and IP9IP1 are implemented by using layer 2 in C and CC directions, 
respectively. In case the distances on layer 1 and layer 2 are the same, layer 1 is used in order to 
avoid vertical couplers. The wavelength assignment in each ring is achieved in the second step. 
 
    D 
S       
IP1 IP2 IP3 IP4 … IP9 IP10 IP11 … 
IP1 - C C C  C CC CC  
IP2 CC - C C  C C CC  
IP3 CC CC - C  CC C C  
IP4 CC CC CC -  CC C C  
…          
IP9 CC CC C C  - C C  
IP10 C CC CC CC  CC - C  
IP11 C C CC CC  CC CC -  
…          
Figure 8: Ring assignment matrix for 4×4 cores. Red and blue colors represent layer 1 and layer 2, respectively. C and CC 
denote clockwise and counter-clockwise directions, separately. 
4.2.2 Second step: wavelength assignment algorithm 
The design of ORNoCML requires careful wavelength assignment between cores in order to 
minimize the number of wavelengths and the number of waveguides. For this purpose, an 
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algorithm is executed for each of the 4 rings. Inputs of the algorithm are a list of 
communications to be assigned and the maximum number of wavelengths per waveguide. From 
ring assignment obtained in the first step, the wavelengths are assigned as follow. For each ring, 
initial IP (source IPi), waveguide wgi and wavelength i are first defined. Then, i is assigned to 
the shortest optical path from IPi, which allows reaching an intermediate destination IPd. The 
operation is repeated from IPd, until IPi is reached (i.e., wavelength i has been assigned on all 
the segments of the waveguide). Another wavelength (i+1) is used and the assignment process is 
repeated until the wavelength has been assigned to all the communications starting from the 
initial IP source. Then, a new wavelength is used and the process restarts from the following IP 
(IPi+1), etc. If the number of wavelengths reaches the maximum allowed per waveguide, a 
waveguide is added (wgi+1) and the algorithm continues its execution but from the initial 
wavelength i. There is no limitation in the number of waveguides and, for symmetry purpose, 
bidirectional communications (i.e., communications occurring on a same layer but in opposite 
directions) are implemented with the same wavelength but in different waveguides. 
Figure 9 illustrates the main steps of the algorithm for 5 IP cores, assuming a maximum of 
two wavelengths per waveguide. Starting from IP1, wavelength  is assigned in a first 
waveguide wg1 to reach the closest intermediate destination (IP1 IP2 arrow in Figure 9-a). The 
process repeats with the same wavelength until the initial core is reached (in Figure 9-b,  is 
assigned to IP2 IP3, IP3  IP4, IP4  IP5, and IP5  IP1). Then,  is selected and the process 
starts again to reach the closest destination for which no wavelength has been assigned (IP1 
IP3 in Figure 9-b). Once the number of wavelengths per waveguide is reached, a waveguide is 
added and the algorithm continues iterating with  (IP2 IP4 in Figure 9-c) until a waveguide 
and a wavelength has been assigned to all the communications in the matrix (Figure 9-d). 
 
Figure 9: Wavelength assignments for 5 IP cores and for a maximum of two wavelengths per waveguide. 
5. MULTI-LAYER IMPLEMENTATIONS OF RELATED WRONOCS 
In order to compare ORNoCML with related WRONoCs, we investigate the design of Matrix [15], 
-router [4] and Snake [16] with multiple optical layers. 
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5.1 Matrix 
Figure 10-a illustrates a multi-layer implementation of Matrix used to interconnect four cores. 
Waveguide crossing are avoided by allocating inputs and outputs waveguides on the first and 
the second layer respectively. For its implementation, Matrix uses 16 MRs to fully interconnect 
the 4 cores. The MRs located on the diagonal can be removed if only inter-core communications 
are considered, which leads to (N2-1)×N2 MRs for N×N cores architecture. 
In order to match with the layout constraints from regular N×N architecture, Matrix is 
located in the middle of the optical layer for layout symmetry purposes, as illustrated in Figure 
10-b and -c. The ONI transmitter part and receiver part must be connected to the Matrix input 
and output respectively. Achieving an optimal layout is not an easy task. It depends on system-
level parameters (e.g., number of cores and distance between the cores) and technological 
parameters (e.g., insertion losses). For instance, if Ppropagation is high (e.g., 2dB/cm), a layout with 
waveguide crossings but shorter waveguides may show lower total losses Ltotal than a layout 
without waveguide crossings but with longer waveguides. Therefore, for a fair comparison with 
ORNoCML, which avoids waveguide crossings in the same layer, we assumed two layouts. The 
first layout, shown in Figure 10-b, avoids waveguide crossings and is named Matrixw/oX ML . The 
second layout, shown in Figure 10-c, minimizes the waveguide length and is named MatrixwX ML . 
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Figure 10: a) Matrix topology, layouts b) without waveguide crossings and c) with the shortest waveguide length. 
5.2 -router and Snake 
-router and Snake are multi-stage optical networks that can be implemented in similar way, as 
illustrated in Figure 11-a and -b. The optical signals propagate along the waveguides and are 
dropped from a waveguide to another, in order to reach the targeted outputs. The switching 
structure of -router and Snake is a symmetric PSE implemented with two identical MRs. The 
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method proposed in [4] is also used: by managing only the required communications, the 
unnecessary PSEs are removed, which helps reducing the network complexity. By considering 
only inter-core communications, the PSEs located in the central row and the central column of 
-router and Snake are removed, respectively. 
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Figure 11: Topology of a) -router and b) Snake, and layouts c) without waveguide crossings and d) with the shortest 
waveguide length. 
Multi-stage topologies lead to a significant number of waveguide crossings in the worst-case 
path. Indeed, for networks with N² inputs, there are N²-1 and 2N²-5 waveguide crossings in the 
worst-case path of -router and Snake, respectively. This can be significantly reduced by 
assuming two-layer implementations illustrated in Figure 11-a and -b. For the sake of regularity 
and symmetry, the input waveguides are alternately located in the first and second layers. By 
using this layout design rule, for a 4×4 architecture size of -router and Snake crossbars, the 
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number of waveguide crossings in the worst-case path is reduced from 15 and 27 to 12 and 13, 
respectively. It represents 20% and 51.9% reduction separately. PSEs with waveguides located in 
different layers are implemented as described in Figure 3-d. 
Similarly to Matrix, the inputs and outputs of the network (located in the center of the 
optical layer) are connected to the ONIs assuming two layouts. The first layout, shown in Figure 
11-c, avoids waveguide crossings and leads to -routerw/oX ML  and Snake
w/oX 
ML . The second layout, 
shown in Figure 11-d, minimizes the waveguide length and corresponds to -routerwX ML and Snake
wX 
ML . The layouts will be compared in the result section of the paper. 
6. COMPARATIVE STUDY AND RESULTS 
We evaluate and compare the multi-layer implementations according to the worst-case loss and 
average loss metrics. We first discuss the technology related values to be used for the 
comparisons. In Section 6.2 and 6.3, we compare the best networks (i.e., MatrixwX ML and ORNoCML) 
by exploring system-level and technology-level parameters. Also, we evaluate the laser power 
saving achieved thanks to the multi-layer based implementation of the optical crossbars. Finally, 
we give a summary of the results and we discuss the results. 
6.1 Design parameters 
We assume c-Si material only for the implementation of single-layer interconnects (the insertion 
loss of the first layer from Biberman [27] is assumed for the material). Regarding the multi-layer 
implementations, we consider the insertion losses parameters from Biberman [27] and Huang 
[34] (Table 3), by assuming c-Si and Si3N4 materials for layer 1 and 2 respectively. For both 
layers, Pcrossing=0.05dB and Pdrop,1=0.5dB. For the multi-layer implementations of -router, Snake 
and Matrix, we evaluate the worst-case and average losses for each communication path 
following equation (1). This is achieved by evaluating four parameters: i) the signal propagation 
distance in both layers (ls-d,1, ls-d,2); ii) the number of waveguide crossing (Ncrossing); iii) the drop 
operation (Ndrop,1, Ndrop,2); and iv) the inter-layer coupling (NOVC). Regarding ORNoCML, we follow 
the design method defined in Section 4.2 for the two sets of parameters. For a 4x4 architecture, 
the ring assignments obtained for Biberman and Huang parameters are given in Figure 12 -a and 
-b respectively. In both cases, most of the communications are allocated to layer 2 since it leads 
to the lowest propagation losses (0.1dB/cm w.r.t. 0.5dB/cm in Figure 12-a; 1.3dB/cm w.r.t. 
2.85dB/cm in Figure 12-b). In Figure 12-a, slightly more communications are allocated to layer 1 
(17.5%) compared to Figure 12-b (12.5%), which is due to smaller vertical coupling losses. This 
demonstrates the ability of our design method to assign communications on layer and direction 
according to technological parameters. 
 
Table 3 Insertion Loss Values 
 Ppropagation,1 (dB/cm) Ppropagation,2 (dB/cm) Povc (dB) Pdrop,2 (dB) 
Biberman [27] 0.5 0.1 0.1 0.6 
Huang [34] 2.85 1.3 0.2 0.7 
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a) Biberman [27] b) Huang [34] 
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Figure 12: Ring assignment in ORNoCML by assuming losses values from a) Biberman [27] and b) Huang [34]. 
6.2 Crossbar comparison under system-level parameters exploration 
6.2.1 Architecture sizes 
We assume a fixed 2cm×2cm die size as in [21] and we evaluate the losses for 2×2, 4×4, 6×6 and 
8×8 architecture sizes, i.e., distance between neighboring IP cores d=10, 5, 3.33 and 2.5mm, 
respectively. All the results of this section are given for technological parameters from Biberman 
[27] (listed in Table 3).  
In Figure 13, we first estimate the worst-case and average loss reductions (in %) for the two-
layer implementation over the single-layer implementation for Matrixw/oX ML , Matrix
wX 
ML, -router
w/oX 
ML , 
-routerwX ML , Snake
w/oX 
ML , Snake
wX 
ML , and ORNoCML crossbars. 0% means that multi-layer and single-
layer implementations lead to the same losses. Results above 0% indicate a reduction of the 
losses for the multi-layer implementation. Figure 13-a shows that improvements are obtained 
even for the smallest size architecture: the reduction of waveguide crossings allows 
compensating the vertical coupling losses. For instance, slight reduction of worst-case losses is 
obtained for 2×2 architecture size: Matrixw/oX ML  (31%), Matrix
wX 
ML  (24%), -router
w/oX 
ML (4%), -router
wX 
ML 
(11%), Snakew/oX ML (4%), Snake
wX 
ML (11%), and ORNoCML (40%). For 8×8 size, the improvements of 
MatrixwX ML , -router
wX 
ML  and Snake
wX 
ML  reach 69%, 28% and 42%, respectively. The improvement for 
Snake is higher than for -router due to the initially higher number of waveguide crossings. 
Overall, Matrix demonstrates better improvement compared to -router and Snake since there is 
no additional waveguide crossings. The layout with the shortest waveguide length shows better 
improvement since it directly takes benefits from the reduction of the number of waveguide 
crossings. In the meanwhile, ORNoCML achieves a 67% improvement since the propagation loss 
in layer 2 is much lower than in layer 1 (Table 3). 
A similar trend is observed for the average loss (Figure 13-b). Matrix shows the largest 
improvement among Matrix, -router and Snake, since its single-layer implementation exhibits 
the highest number of waveguide crossings. For example, for 8×8 MatrixwX ML , the two-layer 
implementation allows to reduce the number of waveguide crossings from 125 to 88. ORNoC 
also demonstrates significant improvement due to the lower propagation loss in layer 2. As an 
example, the reductions in the worst-case and average losses reach 67% and 58% respectively for 
8×8 IP cores. 
 
Energy-Efficiency Comparison of Multi-Layer Deposited Nanophotonic Crossbar Interconnects   XX:17 
 
  
ACM Journal on Emerging Technologies in Computing Systems, Vol. XX, No. XX, Article XX. Publication date: YYYY. 
a) 
 
b) 
 
Figure 13: Improvement of multi-layer implementations of Matrix, -router, Snake and ORNoC against the single-layer 
implementations considering: a) worst-case losses and b) average losses. 
Figure 14-a and -b detail the loss contribution to the worst-case and average loss respectively 
for Matrixw/oX ML , Matrix
wX 
ML , -router
w/oX 
ML , -router
wX 
ML , Snake
w/oX 
ML , Snake
wX 
ML , and ORNoCML. A first 
observation on the worst-case loss evaluation can be made regarding the layouts: for 2×2, 4×4 
and 6×6 architecture size, the layout with the shortest waveguide lengths outperforms the layout 
without any waveguide crossing, independently from the network topology. However, the 
layout without any waveguide crossing shows better scalability since the loss shows lower 
sensibility to the architecture size variation. For 8×8 architecture size, it exhibits lower losses for 
Matrix, -router and Snake. Similar observation can be made for average loss (Figure 14-b). 
The results indicate that the better scalability would combine the use of: i) multi-layer 
deposited silicon technology, to reduce waveguide crossings in the network by implementing 
multiple optical layers; and ii) intra-layer layout that avoids waveguide crossings. ORNoCML 
gathers these criteria, leading to the lowest worst-case loss despite the long distance introduced 
by the serpentine layout. For the 8×8 case, the worst-case path in ORNoCML is 1.5dB, lower than 
Matrixw/oX ML  with 3.3dB and Matrix
wX 
ML  with 3.7dB. 
By considering the average loss, ORNoCML reduces the average loss by 63% on average 
compared to the other multi-layer implementations. This significant difference is obtained due 
to the shorter propagation distance between neighbor IP cores. The improvement reaches 55% 
and 70% for 2×2 case and 8×8 case, respectively. The average loss is 1.1dB for ORNoCML 
compared to 2.4dB and 3.2dB for Matrixw/oX ML  and Matrix
wX 
ML  under the 8×8 architecture size. 
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Figure 14: a) Worst-case losses and b) average losses evaluation for 2x2 to 8x8 IP cores. 
6.2.2 Distance between the cores 
Figure 15-a shows the comparison results for a fixed 6×6 cores with d ranging from 1mm to 
3mm, with intervals of 0.5mm. The increase of the loss with the distance is higher for the 
networks relying on the layout without any waveguide crossing. In all the cases, even for the 
longest considered distance (i.e., 3mm, which leads to a 3.24cm² die size), ORNoCML is the most 
power-efficient network and is followed by MatrixwX ML  and Matrix
w/oX 
ML . Similar trend is observed for 
the average loss in Figure 15-b. 
For the 8×8 size, the implementation of Matrix requires 63 wavelengths with regard to 64 
wavelengths for Snake and -router. Architectures which include higher number of wavelengths 
are penalized by the crosstalk and fabrication variability. A more reasonable implementation 
would be to consider several smaller networks, which implies additional waveguide crossings 
[40]. The use of the ring topology intrinsically leverages this issue since the number of 
waveguides can be set according to the crosstalk and process variability requirements. This can 
be achieved without any waveguide crossing, because of the multi-layer implementation and the 
use of on-chip laser sources. 
Following the methodology from [5], ORNoCML would require 16 waveguides if we consider 
the optimistic maximum number of 64 wavelengths per waveguides, and 63 waveguides if we 
consider more realistic scenario with 16 wavelengths per waveguide. When parallel waveguides 
are added for Matrix, -router or Snake, additional waveguide crossings are introduced [40], 
even when multi-layer technology is employed. For the ORNoCML, no additional waveguide 
crossing is included. This characteristic together with the regularity of its layout turns ORNoCML 
into a scalable structure which does not require any custom place-and-route tool [16][41]. 
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Figure 15: Crossbar comparison for 6x6 cores according to a) worst-case losses and b) average losses with distance 
between cores ranging from 1mm to 3mm. 
6.2.3 Laser output power saving 
The minimum laser output power required for the communication is evaluated for the two most 
energy-efficient architectures, i.e., ORNoCML and Matrix
wX 
ML . We assume 80% laser coupling 
efficiency. The laser output power saving ratio for ORNoCML over Matrix
wX 
ML  is shown in Figure 
16. For instance, for 2×2 architecture and 2.5mm between the cores, the required laser output 
power for ORNoCML is reduced by 14% compared to the solution with Matrix
wX 
ML . Results show 
that power saving under a given architecture size remains similar. However, significant saving is 
achieved for larger architectures: for a 2.5mm distance, the laser power saving increases from 15% 
(2×2) to 37% (8×8). The improvement is due to increasing number of waveguide crossings with 
MatrixwX ML . It is worth noticing that, these results being provided for the average losses in the 
communications path, additional power saving could be achieved for ORNoCML if tunable lasers 
output power are used [31]. 
 
0
2
4
6
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43
L
w
c 
(d
B
)
d (mm)
Chart Title
propagation
loss
crossing loss drop loss OVC loss propagation loss
1 1.5 2 2.5 3
0
1
2
3
4
1 1.5 2 2.5 3
L
a
v
g
 (
d
B
)
d (mm)
XX:20   H. LI et al. 
ACM Journal on Emerging Technologies in Computing Systems, Vol. XX, No. XX, Article XX. Publication date:YYYY. 
 
Figure 16: Laser output power saving for ORNoCML over MatrixwX ML . 
6.3 Crossbar comparisons under technological parameters exploration 
Comparisons achieved in the previous sections are based on a given set of losses values. Such 
analysis may lead to incomplete and/or unfair comparisons. For instance, by considering low 
propagation losses and high waveguide crossing losses values, layouts without any waveguide 
crossing will be favored over the layout with the shortest waveguide length. For this purpose, 
we further compare ORNoCML and Matrix
wX 
ML  (i.e., the best networks based on the previous analysis) 
by exploring technology related parameters. The following results are given for the worst-case 
loss evaluation under 8x8 architecture sizes. 
6.3.1 Exploration through propagation loss and OVC loss parameters 
For the first comparison, Ppropagaton,1 and Ppropagation,2 are ranged from 0 to 3dB/cm and from 0 to 
1.5dB/cm, respectively. Figure 17 show the worst-case loss for MatrixwX ML  (blue color) and 
ORNoCML (green color) assuming 1mm, 1.5mm, 2mm and 2.5mm distances between IP cores. For 
instance, for d=1mm (Figure 17-a), Ppropagaton,1=0.5dB/cm and Ppropagation,2=0.1dB/cm, worst-case 
losses for ORNoCML and Matrix
wX 
ML  are 1.0dB and 3.0dB respectively. The worst-case loss for 
MatrixwX ML  increases linearly with the propagation loss. The trend is different for ORNoCML for 
which communications are allocated on the path showing lower losses: for Ppropagation,2 smaller 
than Ppropagation,1, layer 2 is utilized in priority. 
For d=1mm, ORNoCML outperforms Matrix
wX 
ML  for most propagations losses values, including 
those extracted from [27] and [34]. However, MatrixwX ML  shows lower losses than ORNoCML (4.7dB 
and 5.3dB respectively) around Ppropagaton,1=Ppropagation,2=1.5dB values. Obviously, worst-case 
losses for both MatrixwX ML  and ORNoCML tend to increase with larger distance between IPs, which 
is due to the increased waveguides length. However, the serpentine layout of the ring topology 
is more impacted by the increased lengths and MatrixwX ML  becomes more efficient than ORNoCML. 
However, this trend is limited to region for which the ratio between the propagation losses on 
the layers remains small. This is further investigated in the following. 
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d) 
 
Figure 17: Exploration of MatrixwX ML  (in blue) and ORNoCML (in green) worst-case loss according to propagation loss 
parameters for 8×8 IP cores and four distances: a) d=1mm, b) d=1.5mm, c) d=2mm and d) d=2.5mm. Results are given for 
POVC=0.1dB, Pdrop,1=0.5dB, and Pcrossing=0.05dB. 
The intersection lines from Figure 17 (i.e., when worst-case losses of MatrixwX ML and ORNoCML 
are the same) are reported in Figure 18-a. In the figure, each line corresponds to a distance (i.e., 
d=1mm, 1.5mm, 2mm, and 2.5mm). The left-hand side of a line is the area for which ORNoCML is 
more energy efficient than MatrixwX ML . For Huang [34] propagation loss parameters, Matrix
wX 
ML is 
more energy efficient than ORNoCML for d=2mm and d=2.5mm while, for much lower losses 
parameters from Biberman [27], ORNoCML dominates over Matrix
wX 
ML  for all the distances. 
The comparison for 6x6 architecture is illustrated in Figure 18-b. While the trend is similar to 
the one obtained for 8×8, ORNoCML is more energy efficient than Matrix
wX 
ML  for most design 
options. As a result, for Huang [34] values, ORNoCML is the most energy efficient solution, 
independently from the distance. The intersection line for d=1mm is out of the studied 
propagation loss ranges. This trend is compatible with the observation made in Section 6.2 and 
can be summarized as follow: the shift from 8×8 to 6×6 architecture size leads to i) a reduction in 
the waveguide crossing for MatrixwX ML  and ii) reduced waveguide length for ORNoCML. The design 
of ORNoCML being optimized according to the propagation losses, significant improvements are 
obtained compared to a naïve allocation of the communication. However, the energy 
improvement compared to a network with waveguide crossings depends on the crossing losses, 
which is investigated in the following. 
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Figure 18: Energy efficiency comparison of MatrixwX ML and ORNoCML according to the propagation loss in layer 1 and 
layer 2 for a) 8×8 and b) 6×6 cores. The lines represent the values for which MatrixwX ML  and ORNoCML show the same 
worst-case loss for d=1mm, 1.5mm, 2mm and 2.5mm. For each distance, ORNoCML is more energy efficient on the left-
hand side of the line. Results are given for 8×8 IP cores, Pdrop,1=0.5dB, Pcrossing=0.05dB, POVC=0.1dB. 
6.3.2 Comparison through propagation loss and crossing losses parameters 
 
Figure 19: Energy efficiency comparison of MatrixwX ML and ORNoCML, according to the crossing loss and the propagation 
loss ratio. The lines represent the values for which MatrixwX ML  and ORNoCML show the same worst-case loss for d=1mm, 
1.5mm, 2mm and 2.5mm. For each distance, ORNoCML is more energy efficient on the right-hand side of the line. Results 
are given for 8×8 IP cores, POVC=0.2dB, Pdrop,1=0.5dB, Ppropagation,2=1.3dB/cm. 
In the following, we further investigate the comparison between the two interconnects by 
exploring the crossing loss (i.e., Pcrossing, in the 0-0.2dB range [6]) and the propagation loss ratio 
among the layers (i.e., Ppropagation,1/Ppropagation,2). Ppropagation,2 is set to 1.3dB/cm [34] and we assume 
lower losses in layer 2 than in layer 1. Figure 19 illustrates the results for 8×8 cores. We use the 
same representation as in Figure 18. The area on the right of the line corresponds to design 
space for which ORNoCML is more energy efficient than Matrix
wX 
ML . The results help to understand 
the impact of the crossing and the propagation losses on the network energy efficiencies. For 
instance, for d=2.5mm and 0.15dB crossing loss, ORNoCML is more energy efficient then Matrix
wX 
ML 
from a 1.6 propagation ratio. However, if the crossing loss can be reduced to 0.05dB without 
modification of the propagation loss ratio, then MatrixwX ML  is the best network and ORNoCML 
should be used only if a 2.8 ratio can be reached.   
6.4 Summary of the main results and discussion 
The results have shown that multi-layer deposited silicon technology contributes to improve the 
energy efficiency of optical crossbars thanks to drastic losses reduction. The most significant 
loss reductions have been observed for layouts that minimize the waveguide length while still 
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allowing waveguide crossings (e.g., MatrixwX ML , -router
wX 
ML  and Snake
wX 
ML). Furthermore, the bigger 
the architecture, the more the energy saving, e.g., 70% worst-case loss reduction is reached for 
MatrixwX ML  interconnecting 8×8 cores. 
We compared all the multi-layer implementations and by aggregating the contribution of the 
propagation loss, OVC loss, drop loss and crossing loss in the worst-case loss. Overall, ORNoCML 
provides the lowest worst-case loss for 2×2 to 8×8 architectures, overcoming the multi-layer 
implementations of Matrix, -router and Snake. The higher energy efficiency of ORNoCML is due 
to i) the serpentine layout (that avoids waveguide crossings) and ii) the design method (that 
allows allocating communication on optical path showing the lowest losses). For instance, 
ORNoCML achieves on average 55% and 60% reduction of worst-case and average losses, 
compared to MatrixwX ML . For larger architecture size, e.g., 10×10, Matrix, Snake and -router will 
reach a physical limitation related to the maximum number of wavelengths per waveguide (e.g., 
64 wavelengths [42]. A solution to overcome this limitation is to replicate the network 
implementation, which leads to additional waveguide crossings and less regular layout. Using 
additional optical layers (not only two as in this study) could also help to overcome this issue. 
We also investigate the energy efficiency comparison of MatrixwX ML  and ORNoCML under 
technological parameters exploration. The results can be used in two ways: first, from a set of 
technological parameters, it is possible to identify the best topology; second, by targeting a given 
topology, constraints on technological parameters can be identified. 
7. CONCLUSION 
In this paper, we have investigated the impact of multi-layer deposited silicon technology on the 
energy efficiency of wavelength-routed optical network-on-chip. For the ring topology, a design 
method has been proposed; it allows allocating communications on optical paths showing the 
lowest losses. For Matrix, -router and Snake topologies, we proposed layouts i) with minimized 
waveguide length and ii) without waveguide crossing. Results show that, to interconnect 8×8 
cores, multi-layer implementations lead to on average 42% and 46% reduction in the worst-case 
and averages losses, respectively. This has an immediate impact on the laser output power, 
which can be decreased to up to 85%, thus contributing to the higher energy efficiency of the 
optical network. The ring is the most energy-efficient topology among all studied architectures: 
on average, it leads to 66% reduction of worst-case loss when compared to the related topologies. 
We also investigated the impact of technological parameters values on ORNoC and Matrix 
energy efficiency. This allows selecting the topology to be used for a given technological 
platform. In our future work, we will further investigate the impact of multi-layer silicon 
deposited on the network thermal sensitivity and robustness to fabrication process variation. 
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